


2012 S-Series Richie 13.3" UMA/DIS Muxless Schematic

Intel Chief River Platform
Ivy Bridge (rPGA989)
Panther Point PCH

REV:-1
2012-03-15




DY:No stuff
DIS PX:Only DIS install
WWW.AliSaler.Com

<Core Design>












		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size A4	Document Number 2012 S-Series Richie 13.3		Rev -1
Date: Wednesday, March 14, 2012	Sheet	1 of	103

S-Series Richie Block Diagram

(Muxless)



Project code:91.4RS01.001
PCB P/N:11241



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Block Diagram

Size

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 2 of 103

Name	Schematics Notes
SPKR	The signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# deasserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Cougar Point will disable the TCO Timer system reboot feature).
INIT3_3V#	This signal has a weak internal pull-up. Note: The internal pull-up is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled low. Leave as "No Connect".
INTVRMEN	Integrated 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when high NOTE: This signal should always be pulled high External 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when Low. NOTE: This signal should be pulled down to GND through 330 kOhms resistor
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Used as GPIO only. Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail.
DF_TVS	This signal is a strap for selecting DMI and FDI termination voltage. For Ivy Bridge processor only implementation. DF_TVS needs to be pulled up to VccDFTERM power rail through 2.2 kOhms $\pm 5\%$ resistor. For future processor compatibility: It needs to be connected to PROC_SELECT through a 1.0 kOhms $\pm 5\%$ series resistor. The PROC_SELECT signal would need a 2.2 kOhms $\pm 5\%$ pull-up resistor to PCH VccDFTERM.
SATA1GP/ GPIO19	This Signal has a weak internal pull-up. Note: the internal pull-up is disabled after PLTRST# deasserts. This field determines the destination of accesses to the BIOS memory range. Also controllable via Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. Bit11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC NOTE: If option 00 LPC is selected BIOS may still be placed on LPC, but all platforms with Cougar Point require SPI flash connected directly to the Cougar Point's SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or via Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN. NOTE: PCI Boot BIOS destination is not supported on mobile.
SATA2GP/ GPIO36	Reserved. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
SATA3GP/ GPIO37	Reserved This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
HDA_DOCK_EN# /GPIO33	High Definition Audio Dock Enable: This signal controls the external Intel HD Audio docking isolation logic. This is an active-low-signal. When deasserted the external docking switch is in isolate mode. When asserted the external docking switch electrically connects the Intel? HD Audio dock signals to the corresponding Cougar Point signals. This signal can instead be used as GPIO33.
HDA_SDO	Signal has a weak internal pull-down. If strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default). If sampled high, the Flash Descriptor Security will be overridden. This strap should only be asserted high via external pull-up in manufacturing/debug environments ONLY. Note: The weak internal pull-down is disabled after PLTRST# deasserts. Asserting the HDA_SDO high on the rising edge of RSMRST# will also halt Intel Management Engine after chipset bring up and disable runtime Intel Management Engine features. This is a debug mode and must not be asserted after manufacturing/ debug.
HDA_SYNC	This signal has a weak internal pull-down. On Die PLL VR is supplied by 1.5 V from VCCVRM when sampled high, 1.8 V from VCCVRM when sampled low. Needs to be pulled High for Chief River platform.
GPIO15	TLS Confidentiality Low (0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality This signal has a weak internal pull-down. NOTE: The weak internal pull-down is disabled after RSMRST# deasserts. NOTE: A strong pull-up may be needed for GPIO functionality
L_DDC_DATA	LVDS Detected. When '1'- LVDS is detected; When '0'- LVDS is not detected. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
SDVO_CTRLDATA	Port B Detected When '1'- Port B is detected; When '0'- Port B is not detected. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
DDPC_CTRLDATA	Port C Detected. When '1'- Port C is detected; When '0'- Port C is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts
DDPD_CTRLDATA	Port D Detected. When '1'- Port D is detected; When '0'- Port D is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable If strap is sampled high, the Integrated Deep S4/S5 Well (DSW) On-Die VR mode is enabled.
GPIO28	The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled. If not used, 8.2-k Ω to 10-k Ω pull-up to +V3.3A power-rail. Note: This signal has a weak internal pull-up. The internal pull-up is disabled after RSMRST# deasserts.
GPIO29/ SLP_LAN#	GPIO29 is multiplexed with SLP_LAN#. If Intel LAN is implemented on the platform, SLP_LAN# must be used to control the power to the PHY LAN (no other implementation is supported). If integrated Intel LAN is not supported on the platform, GPIO29 can be used as a normal GPIO. A soft strap determines the functionality of GPIO29, either as SLP_LAN# or GPIO. By default, the soft strap enables SLP_LAN# functionality on the pin. If the soft trap is changed to enable GPIO functionality, then SLP_LAN# functionality is no longer available, and the signal can be used as a normal GPIO (default to GPI).

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[0]		Connect a series 1K ohm resistor on the critical CFG[0] trace in a manner which does not introduce any stubs to CFG[0] trace. Route as needed from the opposite side of this series isolation resistor to the debug port. ITP will drive the net to GND.	
CFG[2] CFG2 is for the 16x	PCIe Static x16 Lane Numbering Reversal.	1: Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed	1
CFG[4]	Display Port Presence strap	1:Disabled - No Physical Display Port attached to Embedded DisplayPort 0:Enabled - An external Display Port device is connected to the Embedded Display Port Pull down to GND through a 1K Ω \pm 5% resistor to enable port	1
CFG[6:5]	PCIe Port Bifurcation Straps	00 = 1 x 8, 2 x 4 PCI Express 01 = reserved 10 = 2 x 8 PCI Express 11 = 1 x 16 PCI Express	11
CFG[17:7]	Reserved configuration lands. A test point may be placed on the board for these lands.		

POWER PLANE	VOLTAGE	ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_S0 VCC3A 0D75V_S0 VCC_CORE VCC_GFXCORE VGA_CORE 1D8V_VGA_S0 3D3V_VGA_S0 1D5V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
1D5V_S3 DDR_VREF_S3	5V 1.5V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	9V-14.1V 9V-19.5V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

PCIe Routing

LANE1	X
LANE2	X
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	X
LANE6	LAN
LANE7	X
LANE8	X

USB 2.0 Table USB3.0 Table

Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN. 1
10	Camera
11	FREE
12	WWAN
13	FREE

Pair	Device
1	FREE
2	I/O CONN. 1
3	I/O CONN. 2
4	I/O CONN. 3


SATA Table

Pair	Device
0	HDD
1	ODD
2	N/A
3	N/A
4	N/A
5	N/A

SMBus ADDRESSES

I ² C / SMBus Addresses	Ref Des	Chief River CRV
Device	Address	Hex Bus
DIIMM1 DIIMM2 Touch-Pad		PCH_SMB_CLK/PCH_SMB_DATA PCH_SMB_CLK/PCH_SMB_DATA PCH_SMB_CLK/PCH_SMB_DATA
N/A		PCH_SML0_CLK/PCH_SML0_DATA
KBC G781_Thermal IC GPU_Thermal FRO G-Sensor	1001100 0X41 0X52	PCH_SML1CLK/PCH_SML1DATA PCH_SML1CLK/PCH_SML1DATA PCH_SML1CLK/PCH_SML1DATA

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Table of Content	
Size	Document Number
Custom	2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Rev -1
Sheet 3	of 103


IVY BRIDGE PROCESSOR (DMI,DP,PEG,FDI)

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Lane reversal does not apply to
FDI sideband signals.

DP Compensation, within 500mil




NOTE: EDP_HPD
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns.
If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-k Ω pull-Up resistor on the motherboard.
This signal can be left as no connect if entire eDP interface is disabled.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

BOM Note:1st/2nd/3rd Add in BOM

PEG Compensation



Signal Routing Guideline:

PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.

PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

PEG_TXN15 PEG_TXN[0..15] 83

PEG_TXP15 PEG_TXP[0..15] 83

62.10040.821

1ST = 62.10055.551

2nd = 62.10055.321

3rd = 62.10055.731

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU(1/7): DMI/PEG/FDI

Size

Document Number

2012 S-Series Richie 13.3


Rev

Date: Wednesday, March 14, 2012


Sheet 4 of

103

IVY BRIDGE PROCESSOR (CLK,MISC,JTAG)



IVY BRIDGE PROCESSOR (DDR3)





CPU(5/7) IVY BRIDGE PROCESSOR (GRAPHICS POWER)

POWER

GRAPHICS

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

7 OF 9

CAD Note: +V_SM_VREF should have 10 mil trace width

SNB: No Connect
IVB: VSS

H_VCCP_SEL Voltage

1 1.05V

0 1.0V

19,27,29,34,35,36,37,45,46,47,48,92,93 PM_SLP_S3#

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31

3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

R803

100K2J-1-GP

R802

0R2J-2-GP

20120112_PV-R

5 PCH_DDR_EN#

84.05067.031

1st = 84.2N702.J31

2ND = 84.07002.J31



3rd = 84.2N702.W31

84.05067.031

DMN5L08K-7-GP

Q801

IVY BRIDGE PROCESSOR (GND)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU(6/7) : GND

Size

Document Number

2012 S-Series Richie 13.3

Rev



-1

Date: Wednesday, March 14, 2012


Sheet 9 of 103

CPU(7/7)


IVY BRIDGE PROCESSOR (RESERVED)



Display Port Presence Strap		0:Enable eDP
CFG4	1:(Default) Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port	



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



PEG Static Lane Reversal	
CFG2	1:(Default) Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed

PCIE Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU XDP

Size

A3

Document Number

2012 S-Series Richie 13.3

Date:

Wednesday, March 14, 2012

Sheet

11

of

103

Rev

-1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A3

Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012

Rev
-1

Sheet 12 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A3

Document Number
2012 S-Series Richie 13.3


Rev
-1

Date: Wednesday, March 14, 2012

Sheet 13 of 103

DIMM1

M_A_DQS# [7:0] 6
M_A_DQS [7:0] 6
M_A_A [15:0] 6



Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32


SODIMM A DECOUPLING

Layout Note:
Place these Caps near SO-DIMMA.

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		DDR3 SO-DIMM1	
Size	Document Number	2012 S-Series Richie 13.3	Rev -1
Customer			
Date: Wednesday, March 14, 2012	Sheet 14	of 103	



Layout Note:
Place these Caps near
SO-DIMMB.

SODIMM B DECOUPLING



1st = 77.23371.13L
2ND = 79.33719.L0
3rd = 77.23371.13L

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taichung 40401, Taiwan, R.O.C.

Title	DDR3 SO-DIMM2
-------	----------------------

Size Custom	Document Number 2012 S-Series Richie 13.3	Rev -1
Date: Wednesday, March 14, 2012	Sheet 15 of	103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A3


Document Number
2012 S-Series Richie 13.3


Rev
-1

Date: Wednesday, March 14, 2012


Sheet 16 of 103

PCH(1/9)






PCH(3/9)



Intel ME-EC Interaction Signal List with and without M3 support

Signal Name	Platform With M3 Support (e.g., Intel AMT)	Platform Without M3 Support
SUSPWRDNACK(GPIO30)	Required	Required
ACPRESENT(GPIO31)	Required	Required
SLP_A#	Required	(Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_A# becomes required from Intel ME-EC prespecrve.

AMT/ME COMPLIANCY TEST CONN.




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH(3/9) : DMI/FDI/PM			
Size	Document Number		Rev
A3		2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 19 of 103	

PCH(4/9)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH(4/9) : LVDS/CRT/DDI

Size

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 20 of 103

GPIO Table

S 2012 Chief River	PCH GPIO 52
Richie U&D (13 inches)	1
Rocky U&D (14 inches)	1
Rocky U&D (15/17 inches)	0

Boot BIOS Strap

GNT1#/GPIO51	SATA1GP#/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)

PCH(5/9)

USB 3.0/2.0 Port Pairing






























USB 3.0 Port	USB 2.0 Port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3

USB3.0 Table

Pair	Device
1	FREE
2	I/O CONN. 1
3	I/O CONN. 2
4	I/O CONN. 3

USB2.0 Table

Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN. 1
10	Camera
11	FREE
12	WWAN
13	FREE





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH(5/9) : PCI/USB/NVM**

Size A3 Document Number: **2012 S-Series Richie 13.3** Rev: **-1**

Date: Wednesday, March 14, 2012 Sheet 21 of 103







VRAM ID TABLE

PCH_GPIO39	PCH_GPIO38	VENDER
0	1	Samsung
1	0	Hynix
1	1	Elpida
0	0	UMA

GDDR5/DDR3 TABLE



20110822SI

2012 Chief River	PCH GPIO 12
Richie U&D (13 inches)	0 (13") GDDR5
Rocky U&D (14 inches)	1 (14", 15", 17") DDR3
Rocky U&D (15/17 inches)	1 (14", 15", 17") DDR3



DMI & FDI Termination Voltage

DF_TVS	SNB: "1" IVB: "0"
--------	----------------------



FDI TERMINATION VOLTAGE OVERRIDE

GPIO37 (FDI_OVRVLG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
------------------------	--

DMI TERMINATION VOLTAGE OVERRIDE

GPIO36	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
--------	--

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH(6/9) : GPIO/NTCF/RSVD	
Size	Document Number	2012 S-Series Richie 13.3		Rev
A3				-1
Date:	Wednesday, March 14, 2012	Sheet	22	of 103



PCH(7/9)



PCH(8/9)



PCH(9/9)



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
PCH(9/9) : GND		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 25 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH XDP

Size
A3

Document Number
2012 S-Series Richie 13.3


Rev
-1

Date: Wednesday, March 14, 2012



Sheet 26 of 103




4 WIRE PWM Fan Control circuit



A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L




Thermal IC Control circuit



T8 H/W Shutdown Control circuit

Degree	Rset
95	25.5K
90	22.1K
85	18.7K




Layout: PUT U2805 Bottom side and close CPU
PUT R2806 Close U2806

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Thermal G781 / FAN		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 28 of 103





Digital GND & AUD_AGND

Tie Analog GND and Digital GND under codec by a single point




audio ground must be connect to digital ground with an 80 mil copper bridge located directly under codec to prevent ESD latch up.

PC BEEP




Pre-AMP. for External MIC






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			External MIC Pre-Amp	
Size	Document Number	2012 S-Series Richie 13.3		Rev
A3				-1
Date:	Wednesday, March 14, 2012	Sheet	30	of 103




Audio Board +Touch Pad Connector



Speaker Connector



CardReader JMicron JMB709




D3E Detection Table


D3E_CPPE#	Status
H	D3E mode
L	Normal mode

CR1_CDxN Detection Table

CR1_CDxN		Card Type
1	0	
H	H	(No Card)
H	L	SD Card/MMC
L	H	MemoryStick
L	L	XD Card




Pin Name	Default Mode	SD/MMC Card	MS Card
MDIO0	SD/MMC/MS	SD1_DATA0	MS1_DATA0
MDIO1		SD1_DATA1	MS1_DATA1
MDIO2		SD1_DATA2	MS1_DATA2
MDIO3		SD1_DATA3	MS1_DATA3
MDIO4		SD1_CMD	MS1_BS
MDIO5		SD1_CLK	MS1_CLK
MDIO6		SD1_WP	
MDIO7			
MDIO8		MMC_DATA0	MS1_DATA4
MDIO9		MMC_DATA1	MS1_DATA5
MDIO10		MMC_DATA2	MS1_DATA6
MDIO11		MMC_DATA3	MS1_DATA7
CR1_LEDN		SD1_LED#	MS1_LED#
CR1_PCTLN		SD1_PCTL#	MS1_PCTL#
CR1_CD0		SD1_CD#	
CR1_CD1			MS1_CD#




LanChip Power

+3.3V_LAN_S5 Rising time
(10%~90%)
Spec >1ms and <100ms


LAN CHIP-RTL8151FH




Regout power plane(1D05V)



60 mils (average 300mA)




Put 4D7U L + 4D7U cap near pin36 <200mils
(2nd = 78.22610.81L)




Using Efuse Without ASF


25MHz Crystal




Isolate Strap Pin





Regout Switch



White LED for connectivity and Amber LED for activity located on RJ-45 connector ↗



RJ45 Connector



- (1) route on bottom as differential pairs.
- (2) Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- (3) No vias, No 90 degree bends.
- (4) pairs must be equal lengths.
- (5) 6mil trace width, 12mil separation.
- (6) 36mil between pairs and any other trace.
- (7) Must not cross ground moat,
except RJ-45 moat.

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN RJ45

Size
A

Document Number

2012 S-Series Richie 13.3



Rev

Date: Wednesday, March 14, 2012

Sheet 35 of 103

Run Power

```
+5VALW to +5VS Transfer
+3VALW to +3VS Transfer
+1.5VU to +1.5VS Transfer
+V1.05M LAN to +V1.05S Transfer
```



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Plane Enable

Size
A

Document Number


2012 S-Series Richie 13.3

Rev	
-1	

Date: Wednesday, March 14, 2012

Sheet 36 of 103


POK





<Core Design>


<p>緯創資通 Wistron Corporation</p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title</p> <p>POK</p>	
<p>Size</p> <p>A3</p>	<p>Document Number</p> <p>2012 S-Series Richie 13.3</p>
<p>Date:</p> <p>Wednesday, March 14, 2012</p>	<p>Rev</p> <p>-1</p>
<p>Sheet</p> <p>37</p>	<p>of</p> <p>103</p>


ADP OCP






BQ24736 for CHARGER









«Core Design»

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsin 221, Taiwan, R.O.C.

Title		ISL95832 IMV7-1/3	
Size	Document Number	2012 S-Series Richie 13.3	
A2		Sheet 42	of 103
Date: Wednesday, March 14, 2012			






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ISL95832 IMVP7-3/3
Size	Document Number	Rev	-1
A3	2012 S-Series Richie 13.3		
Date:	Monday, March 19, 2012	Sheet	44 of 103








TPS51461 for VCCSA

VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V








<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
ISL95870A VCCSA		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 48 of 103

CARMER PINDEFINE


No.	Signal
1	DMIC_CLK
2	DMIC_DATA
3	GND
4	3.3V_MIC
5	SV_KBL
6	EN
7	VCC_5V
8	GND
9	D+
10	D-



CAMERA



LCD POWER CIRCUIT




LED BACKLIGHT CONVERTER POWER

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Title		
LCD Connector		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 49 of 103





CRT1
Transmission line
characteristic
impedance for RGB
signals $Z_0 = 37.5 \text{ Ohm}$



Place these resistors as the closest components to connector CRT1

Transmission line characteristic impedance $Z_0 = 50 \text{ Ohm}$





Routing Guidelines:

**CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.**

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date:

Wednesday, March 14, 2012


Sheet

52


of

103

Mini-Card--WLAN (Half)



Mini-Card--WWAN





3D3V_WWAN	1	AFTP5401	AFTE14P-GP
BT COMBO# W5	1	AFTP5402	AFTE14P-GP
WWAN_TP	1	AFTP5403	AFTE14P-GP
UIM_PWR	1	AFTP5404	AFTE14P-GP
UIM_DATA	1	AFTP5405	AFTE14P-GP
UIM_CLK	1	AFTP5406	AFTE14P-GP
UIM_RST	1	AFTP5407	AFTE14P-GP
UIM_VPP	1	AFTP5408	AFTE14P-GP
WIFI_RF_EN#	1	AFTP5409	AFTE14P-GP
PLT_RST#	1	AFTP5410	AFTE14P-GP
3D3V_WWAN	1	AFTP5411	AFTE14P-GP
WWAN_DET#	1	AFTP5412	AFTE14P-GP
3D3V_WWAN	1	AFTP5413	AFTE14P-GP
3D3V_WWAN	1	AFTP5414	AFTE14P-GP
WW_LED#	1	AFTP5415	AFTE14P-GP
BT COMBO# W51	1	AFTP5416	AFTE14P-GP
3D3V_WWAN	1	AFTP5417	AFTE14P-GP

<Core Design>


緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: WWAN MINI SLOT/SIM			
Size: A3	Document Number: 2012 S-Series Richie 13.3	Rev: -1	
Date: Wednesday, March 14, 2012	Sheet: 54	of: 103	

(Blanking)

<Core Design>			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number 2012 S-Series Richie 13.3		Rev -1
Date:	Wednesday, March 14, 2012	Sheet 55 of	103



ODD Connector



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date:

Wednesday, March 14, 2012

Sheet

57

of

103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012

Rev
-1

Sheet 58 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1


Date: Wednesday, March 14, 2012

Sheet 59 of 103


1

SSID = Flash.ROM

To PCH




R1 closley to SPI ROM side




From BIOS

SYSTEM SPI ROM Socket




From KBC



R6 closley to KBC side

SPI Layout Note



NOTE: SPI signal use GND reference

SPI ROM PART

72.25Q64.F01	W25Q64FVSSIG	WINBOND
72.25Q64.D01	N25Q064A13ESE40F	NUMONYX

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash

Size
A3


Document Number

2012 S-Series Richie 13.3




Rev
-1

Date: Wednesday, March 14, 2012

Sheet 60 of 103




Left Side USB 3.0 Connector




USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX-
6	StdA_SSRX+
7	GND
8	StdA_SSTX-
9	StdA_SSTX+

Right Side USB 3.0 Connector






USB POWER




(Blanking)

<Core Design>			
		緯創資通	Wistron Corporation
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			(Reserved)
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 63 of 103	1



ACCELEROMETER



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ACCELEROMETER	
Size	Document Number	2012 S-Series Richie 13.3		Rev
A3				-1
Date:	Wednesday, March 14, 2012	Sheet	65	of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 66 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
2012 S-Series Richie 13.3

Rev
-1


Date: Wednesday, March 14, 2012

Sheet 67 of 103

1




HDD LED



<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LED Control			
Size A3	Document Number 2012 S-Series Richie 13.3	Sheet 68	Rev -1
Date: Wednesday, March 14, 2012		of 103	



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Key Board/Touch Pad	
Size	Document Number	2012 S-Series Richie 13.3		Rev
A3				-1
Date:	Wednesday, March 14, 2012	Sheet	69	of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date:

Wednesday, March 14, 2012



Sheet

70

of

103

24 PIN LPC DEBUG CONN.



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 71 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 72 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012Sheet 73 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012

Rev
-1

Sheet 74 of 103

RESERVED

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date:

Wednesday, March 14, 2012

Sheet

75

of

103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012

Rev
-1

Sheet 76 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012

Rev
-1

Sheet 77 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012

Rev
-1

Sheet 78 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 79 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

2012 S-Series Richie 13.3

-1

Date: Wednesday, March 14, 2012

Sheet 80 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size
A3

Document Number
2012 S-Series Richie 13.3


Date: Wednesday, March 14, 2012

Rev
-1

Sheet 81 of 103





Power Button +Quick Lanch board



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **POWER Button/ DCIN Connector**
Size: A3 Document Number: **2012 S-Series Richie 13.3** Rev: -1
Date: Wednesday, March 14, 2012 Sheet 82 of 103



ALLOW FOR PULL-UP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 3K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE

GPIO0	85 TX_PWRS_ENB	<<	R8301	1	DX	3KR2J-2-GP
GPIO1	85 TX_DEMPH_EN	<<	R8302	1	DIS_PX	3KR2J-2-GP
GPIO2	85 BIF_GEN2_EN_A	<<	R8303	1	DX	10KR2J-3-GP
GPIO8	85 GPIO8_ROMSO	<<	R8304	1	DX	10KR2J-3-GP
GPIO9	85 VGA_DIS	<<	R8305	1	DX	10KR2J-3-GP
GPIO11	85 CONFIG0	<<	R8306	1	DIS_PX	10KR2J-3-GP
GPIO12	85 CONFIG1	<<	R8307	1	DX	10KR2J-3-GP
GPIO13	85 CONFIG2	<<	R8308	1	DX	10KR2J-3-GP
GPIO22	85 BIOS_ROM_EN	<<	R8313	1	DX	3KR2J-2-GP
GPIO5	85 GPIO5_AC_BATT	<<	R8314	1	DIS_PX	10KR2J-3-GP


GPIO_13	GPIO_12	GPIO_11	Memory Aperture Size
0	0	1	512MB/256MB memory aperture (Default)
1	1	0	reserved

signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
GPU PCIE/STRAPPING(1/5)			
Size	Document Number		Rev
A3		2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 83 of	103






GDDR3/GDDR5 Memory Stuff Option

	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R



C	R1	R2	R3
120 pF	51 Ω	51 Ω	51 Ω





PX_EN	Mode	BIF_VDDC
0	Normal	VGA_Core
1	BACO	1V_VGA



	PX_EN	B209A_EN/DEM_VGA	PX_MODE	PX_EN#	PX_EN#	BIF_VDDC
Non-BACO	0	1	1	0	1	VGA_Core
BACO	1	0	0	1	0	1V_VGA

PX_EN# = High, BIF_VDDC = 1V_VGA_S0
PX_EN# = High, BIF_VDDC = VGA_CORE





GDDR5 Table


Vender	Vandor Part	Part Number
HYNIX	H5GQ2H24AFR-T2C	635930-352
SAMSUNG	K4G20325FD-FC04	635930-952
ELPIDA	EDW1032BBG-50-F	635930-152



Hynix --> 64M*32



«Core Design»



Vender	Vandor Part	Part Number
HYNIX	H5GQ2H24MFR-T2C	72.05224.00U
SAMSUNG	K4G20325FC-HC04	72.20325.00U

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved) GPU-VRAM5,6 (3/4)

SizeA3

Document Number

2012 S-Series Richie 13.3

Rev-1

Date: Wednesday, March 14, 2012

Sheet 90 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved) GPU-VRAM7.8 (4/4)

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012


Sheet 91 of 103

5.3 Power-Up/Down Sequence


Seymour has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies, except for VDDR3, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. There is no timing requirement on the ramp up of VDDR3 relative to other power rails.
- The external pull-up resistors on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp up sequence is recommended.

3D3V_VGA_S0 > VGA_CORE > 1V_VGA_S0 > 1D5V_VGA_S0 > 1D8V_VGA_S0



1D5V_VGA_S0



RT9025 for 1V_S0

Wistron Corporation	
21F, 8B, Sec 1, Hsin Tai Wu Rd., Hsueh, Taipei Hsien 221, Taiwan, R.O.C.	
DISCRETE VGA POWER	
Size A2	Document Number 2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Sheet 83 of 103

(Blanking)

<Core Design>			
緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 94 of	103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012


Rev
-1

Sheet 95 of 103


5V_S5 9 PCS




1D8V_PWR 2 PCS




1V_VGA_S0 2 PCS




1D8V_VGA_S0 2 PCS




VGA_CORE 2 PCS




1D5V_VGA_S0 2 PCS




1D5V_S3 8 PCS




VCCSA 1 PCS




VCC_CORE 4 PCS






1D05V_S0 11 PCS



3D3V_S5 11 PCS



DCBATOUT 21 PCS



PAGE 14_DIMMI EMI CAP

5,14,15 DDR3_DRAMRST# >>> EC1428 1 SC1KP50V2KX-1GP DY

PAGE 15_DIMMI EMI CAP

5,14,15 DDR3_DRAMRST# >>> EC1524 1 SC1KP50V2KX-1GP DY

PAGE 17_PCH(1/9)

17,29 HDA_BITCLK_CODEC >>> EC1701 1 SC22P50V2JN-4GP DY
17,29 HDA_SDOOUT_CODEC >>> EC1702 1 SC22P50V2JN-4GP DY

PAGE 27_KBC

22,27 KBrst# >>> EC2701 1 SC1KP50V2KX-1GP DY
19,27 Pm_Pwrck >>> EC2702 1 SC1KP50V2KX-1GP DY
19,27,41 Rmrst# >>> EC2703 1 SC1KP50V2KX-1GP DY

PAGE 29_AUDIO CODEC EMI CAP

17,29 HDA_RST#_CODEC >>> EC2901 1 SC1KP50V2KX-1GP DY

PAGE 31_AUDIO CONNECTOR EMI CAP

30,31 MIC_IN_R >>> EC3111 1 SC100P50V2JN-1GP DY
30,31 MIC_IN_L >>> EC3112 1 SC100P50V2JN-1GP DY
29,31 HP_OUT_L >>> EC3113 1 SC100P50V2JN-1GP DY
29,31 HP_OUT_R >>> EC3114 1 SC100P50V2JN-1GP DY

20120130PV-R
AVDD_CODEC >>> EC3115 1 SC1U6D3V2KX-GP DY
5V_S00 >>> EC3107 1 SCD1U16V2ZY-2GP DY

PAGE 32_Card Reader EMI CAP

32,33 MDIF5 >>> EC3201 1 SC22P50V2JN-4GP DY
CLOSE U3201 PIN1 >>> EC3212 1 SC100P50V2JN-1GP DY

PAGE 33_SD/MS/MMC CONNECTOR EMI CAP

CLOSE CARD1
22,32 D3E_WAKE >>> EC3307 1 SC1KP50V2KX-1GP DY
22,32 D3E_WAKE >>> EC3308 1 SC1KP50V2KX-1GP DY
32,33 MS_IN# >>> EC3306 1 SC22P50V2JN-4GP DY
32,33 MDIF2 >>> EC3305 1 SC22P50V2JN-4GP DY
32,33 MDIF1 >>> EC3304 1 SC22P50V2JN-4GP DY
32,33 MDIF0 >>> EC3303 1 SC22P50V2JN-4GP DY

PAGE 34_Lan RTL8111E EMI CAP
CLOSE U3401 Pin25

5,17,21,32,34,53,54,56,71,83,96 PLT_RST# >>> EC3401 1 SCD1U25V2KX-GP EMI

PAGE 35_LAN RJ45 EMI CAP

34,35 GREEN_LED# >>> EC3502 1 SCD1U16V2ZY-2GP DY
34,35 YELLOW_LED# >>> EC3501 1 SCD1U16V2ZY-2GP DY

PAGE 39_BATT CONN EMI CAP

27,39 AB1A_DATA >>> EC3901 1 SC22P50V2JN-4GP DY
27,39 AB1A_CLK >>> EC3902 1 SC22P50V2JN-4GP DY
27,39 MAIN_BAT_DET# >>> EC3903 1 SC1KP50V2KX-1GP DY
39 MAIN_BAT_DET#_C >>> EC3904 1 SC1KP50V2KX-1GP DY

PAGE 49_LVDS EMI CAP

20,49 LCDVDD_EN >>> EC4911 1 SC1KP50V2KX-1GP DY
49 DISP_OFF# >>> EC4912 1 SC1KP50V2KX-1GP DY
27,49,82 LID_SW# >>> EC4913 1 SC1KP50V2KX-1GP DY
20,49 LID_SW#_EN >>> EC4914 1 SC1KP50V2KX-1GP DY
29,49 DMIC_DATA >>> EC4904 1 SC33P50V2JN-3GP DY
29,49 DMIC_CLK >>> EC4905 1 SC33P50V2JN-3GP DY

PUT CLOSE R4911

DCBATOUT >>> EC4915 1 SCD1U50V3KX-GP DY
+LCDVDD >>> EC4916 1 SCD1U16V2ZY-2GP DY
303V_S00 >>> EC4902 1 SC1U6D3V2KX-GP DY
EC4901 1 SC1U6D3V2KX-GP DY

PWR_VCCORE2_DCBATOUT >>> EC4312 1 SC88P50V2JN-1GP RF-DY
EC4308 1 SCD1U25V2KX-GP RF-DY
EC4309 1 SC2200P50V2KX-2GP RF-DY
EC4310 1 SCD1U50V3KX-GP RF-DY
PWR_GFXCORE1_DCBATOUT >>> EC4403 1 SC88P50V2JN-1GP RF-DY
EC4404 1 SCD1U25V2KX-GP RF-DY
EC4405 1 SC2200P50V2KX-2GP RF-DY
EC4406 1 SCD1U50V3KX-GP RF-DY

DCBATOUT_RT2098_VCCP >>> EC4503 1 SC88P50V2JN-1GP RF-DY
EC4504 1 SC82P50V2JN-3GP RF-DY
EC4505 1 SC2200P50V2KX-2GP RF-DY
EC4506 1 SCD1U25V2KX-GP RF-DY

DCBATOUT_1D5V >>> EC4603 1 SC88P50V2JN-1GP RF-DY
EC4604 1 SC82P50V2JN-3GP RF-DY
EC4605 1 SCD1U25V2KX-GP RF-DY
EC4606 1 SCD1U25V2KX-GP RF-DY

+LCDVDD >>> EC4909 1 SC88P50V2JN-1GP RF-DY
EC4908 1 SC1KP50V2KX-1GP RF-DY

303V_WLAN >>> EC5304 1 SC88P50V2JN-1GP RF-DY
EC5305 1 SC82P50V2JN-3GP RF-DY
EC5306 1 SC2200P50V2KX-2GP RF-DY
EC5307 1 SCD1U50V3KX-GP RF-DY

1D5V_S0 >>> EC5309 1 SC88P50V2JN-1GP RF-DY
EC5310 1 SC82P50V2JN-3GP RF-DY
EC5311 1 SC2200P50V2KX-2GP RF-DY
EC5308 1 SCD1U50V3KX-GP RF-DY

303V_WWAN >>> EC5405 1 SC88P50V2JN-1GP RF-DY
EC5406 1 SC82P50V2JN-3GP RF-DY
EC5407 1 SC2200P50V2KX-2GP RF-DY
EC5408 1 SCD1U50V3KX-GP RF-DY

DCBATOUT >>> EC9203 1 SC88P50V2JN-1GP RF-DY
EC9204 1 SCD1U25V2KX-GP RF-DY
EC9205 1 SC2200P50V2KX-2GP RF-DY
EC9206 1 SCD1U50V3KX-GP RF-DY

40 DC_IN_R >>> EC4007 1 SC1U25V3KX-1GP EMI
AD+_IN_R >>> EC4008 1 SC1U25V3KX-1GP EMI

PAGE 50_CRT EMI CAP

5V_S00 >>> EC5011 1 SCD1U50V3KX-GP DY

PAGE 51_HDMI EMI CAP

20,51 HDMI_PCH_DET# >>> EC5101 1 SC1KP50V2KX-1GP DY

PAGE 53_WLAN SLOT EMI CAP

5,17,21,32,34,53,54,56,71,83,96 PLT_RST# >>> EC5303 1 SC100P50V2JN-1GP DY
53 XMIT_OFF# >>> EC5301 1 SC1KP50V2KX-1GP DY
22,53 BT_OFF# >>> EC5302 1 SC1KP50V2KX-1GP DY

PAGE 54_WLAN SLOT EMI CAP

CLOSE WWAN1
22,54 GPS_XMIT_OFF# >>> EC5401 1 SC1KP50V2KX-1GP DY
17,54 INTRUDER# >>> EC5402 1 SC1KP50V2KX-1GP DY
54 WIFI_RF_EN# >>> EC5403 1 SC1KP50V2KX-1GP DY
5,17,21,32,34,53,54,56,71,83,96 PLT_RST# >>> EC5404 1 SC100P50V2JN-1GP DY

PAGE 56_HDD/ODD EMI CAP

5V_S00 >>> EC5601 1 SC1U10V3ZY-6GP DY
22,56 SATA_ODD_PWR_EN# >>> EC5615 1 SC1KP50V2KX-1GP DY
56 SATA_ODD_DET#_C >>> EC5613 1 SC1KP50V2KX-1GP DY
56 SATA_ODD_DAW_C >>> EC5614 1 SC1KP50V2KX-1GP DY

PAGE 61_USB2.0 EMI CAP


CLOSE USB21
USB_VCCA >>> EC6102 1 SCD1U16V2ZY-2GP DY

21,27 CLK_PCI_KBC >>> EC2101 2 SC12P50V2JN-3GP RF-DY
21,71 CLK_PCI_DEBUG >>> EC2102 2 SC12P50V2JN-3GP RF-DY

EC2904/EC2903 CLOSE U2901

29 DMIC_CLK_R >>> EC2904 1 SC220P50V2KX-3GP EMI
29 DMIC_DATA_R >>> EC2903 1 SC220P50V2KX-3GP EMI

18,22,86,92,93,96 PE_PWRGD >>>



PAGE 62_USB3.0 EMI CAP

USB_VCCA >>> EC8202 1 SC1U10V3ZY-6GP DY

USB_VCCB >>> EC8201 1 SC1U10V3ZY-6GP DY
EC8203 1 SC1U10V3ZY-6GP DY

PAGE 64_FINGER PRINT EMI CAP

22,64 FPR_LOCK# >>> EC6404 1 SC1KP50V2KX-1GP DY
18,64 FPR_OFF >>> EC6405 1 SC1KP50V2KX-1GP DY

PAGE 82_DCIN EMI CAP

38,82 LIMIT_SIGNAL >>> EC8206 1 SC1KP50V2KX-1GP EMI
82 DC_PW1 >>> EC8209 1 SC1U25V3KX-1GP EMI
82 DC_PW2 >>> EC8210 1 SC1U25V3KX-1GP EMI
27,82 QUICKX_LED# >>> EC8212 1 SC1KP50V2KX-1GP EMI
19,82 ON_OFF# >>> EC8213 1 SC1KP50V2KX-1GP EMI
27,82 LID_SW# >>> EC8214 1 SC1KP50V2KX-1GP EMI
68,82 WL_LED#_ALL >>> EC8215 1 SCD1U16V2ZY-2GP DY

AD+ >>> EC8202 1 SC1U25V3KX-1GP DY
EC8201 1 SC1U25V3KX-1GP EMI

CLOSE PWR1

27,82,82 KS1 >>> EC8216 1 SC1KP50V2KX-1GP EMI
27,82,82 KS3 >>> EC8217 1 SC1KP50V2KX-1GP EMI
27,82 KS017 >>> EC8218 1 SC1KP50V2KX-1GP EMI

303V_S00 >>> EC8207 1 SC1KP50V2KX-1GP EMI
EC8211 1 SCD1U25V2KX-GP EMI

303V_AUX_S0 >>> EC8205 1 SC1KP50V2KX-1GP EMI
EC8208 1 SCD1U25V2KX-GP EMI


PAGE 40-48,92_POWER EMI CAP

CLOSE TO PU4005 >>> EC4001 1 SCD1U25V2KX-GP EMI
CLOSE TO PU4301 >>> EC4301 1 SCD1U50V3KX-GP DY
CLOSE TO PU4303 >>> EC4303 1 SCD1U50V3KX-GP DY
CLOSE TO PU4401 >>> EC4401 1 SCD1U25V2KX-GP DY
CLOSE TO PU4501 >>> EC4501 1 SCD1U50V3KX-GP DY
CLOSE TO PU4601 >>> EC4601 1 SCD1U50V3KX-GP DY
CLOSE TO PU4701 >>> EC4701 1 SCD1U25V2KX-GP DY
CLOSE TO PU4801 >>> EC4801 1 SCD1U25V2KX-GP DY
CLOSE TO PU9202 >>> EC9201 1 SCD1U50V3KX-GP DY

PAGE 62_USB3.0 CAP

CLOSE USB31 >>> EC6215 1 SCD1U16V2ZY-2GP DY
CLOSE USB32 >>> EC6214 1 SCD1U16V2ZY-2GP DY
CLOSE USB33 >>> EC6213 1 SCD1U16V2ZY-2GP DY
CLOSE U6205 >>> EC6212 1 SC1KP50V2KX-1GP DY
19,48,82 PM_SLP_S4# >>> EC6211 1 SC1KP50V2KX-1GP DY

PAGE 69_KEYBOARD/TOUCH PAD EMI CAP



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Faj Road, Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.

UNUSE PARTS/EMI Capacitors
2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012 Sheet 97 of 103

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

2012 S-Series Richie 13.3

Date:

Wednesday, March 14, 2012

Rev

-1

Sheet


98

of

103

Change History

S-Series Power Sequence and Reset Signal Timing



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Sequence

Size
A3

Document Number


2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 99 of 103

S-Series POWER BLOCK DIAGRAM




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Power Block Diagram		
Size A3	Document Number	Rev
	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 100	of 103

S-Series SMBUS BLOCK DIAGRAM




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SMBUS Block Diagram		
Title	Document Number	Rev
Size A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 101 of 103	

S-Series AUDIO BLOCK DIAGRAM



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Thermal/Audio Block Diagram		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet 102	of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012

mSATA

-1

Sheet 103 of 103